GATTO: An Intelligent Tool for Automatic Test Pattern Generation for Digital Circuits

نویسندگان

  • Paolo Prinetto
  • Maurizio Rebaudengo
  • Matteo Sonza Reorda
  • Enzo Veiluva
چکیده

This paper deals with the problem of automated test pattern generation for large digital circuits. A distributed approach based on Genetic Algorithms is presented, which exploits the computational power of workstation networks to solve the problem even for the largest circuits. A prototypical system named GATTO is presented: the experimental results show that good results can be reached with CPU times much smaller than for previous methods, and that the distributed approach provides a good speed-up with respect to the mono-processor version. Thanks to the adoption of GAs, the method is able to dynamically adapt itself to the circuit it is applied to, and it allows the user to easily trade-off results accuracy and CPU time.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Automatic Test Pattern Generator for Large Sequential Circuits Based on Genetic Algorithms

This paper is concerned with the question of automated test pattern generation for large synchronous sequential circuits and describes an approach based on Genetic Algorithms suitable for even the largest benchmark circuits, together with a prototype system named GATTO. Its effectiveness (in terms of result quality and CPU time requirements) for circuits previously unmanageable is illustrated. ...

متن کامل

Automatic Test Pattern Generation for Digital Circuits

Digital circuits complexity and density are increasing and at the same time it should have more quality and reliability. It leads with high test costs and makes the validation more complex. The main aim is to develop a complete behavioral fault simulation and automatic test pattern generation (ATPG) system for digital circuits modeled in verilog and VHDL. An integrated Automatic Test Generation...

متن کامل

Automatic Test Generation For Digital Circuits

Current VLSI manufacturing processes suffer from larger defective parts ratio, partly due to numerous emerging defect types. While traditional fault models, such as the stuck at and transition delay fault models are still widely used, they have been shown to be inadequate to handle these new defects. The main aim is to develop a complete behavioral fault simulation and automatic test pattern ge...

متن کامل

A Complete Digital Design and Test Flow in an Academic Environment

This paper shows an automated flow to generate test vectors for digital IC-designs in an academic environment. The tool “Tetramax” from Synopsys has been used for Automatic Test Pattern Generation. The ATS200 hardware verification tester together with IMS software provides a structured environment for prototype analysis and for real-time comparison of the design performance against the simulate...

متن کامل

Test Patterns Compression Techniques Based on Sat Solving for Scan-based Digital Circuits

In the paper we propose a new method of test patterns compression based on SAT (SATisfiability) solving. By test patterns compression we can dramatically decrease test memory requirements for test patterns storing. This compression method is very suitable for scan-based digital circuits. Test patterns are decompressed in the scan chain during the test, no additional hardware is required. By thi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994